

Tactical Grade Six Degrees of Freedom Inertial Sensor

Data Sheet

KT-EX9-1

FEATURES

Triaxial, digital gyroscope, $\pm 450^\circ/\text{sec}$ dynamic range
 $\pm 0.05^\circ$ orthogonal alignment error, $0.3^\circ/\text{hr}$ in-run bias stability, $0.15^\circ/\sqrt{\text{hr}}$ angular random walk, 0.02% nonlinearity,
 $1^\circ/\text{h}$ bias repeatability, $20^\circ/\text{h}$ bias error over temperature
Triaxial, digital accelerometer, $\pm 20 \text{ g}$ and up to $\pm 40 \text{ g}$ (customized)
Triaxial, delta angle and delta velocity outputs
Factory-calibrated sensitivity, bias, and axial alignment
Operating and calibration temperature range: -45°C to $+85^\circ\text{C}$
SPI-compatible serial interface
Programmable operation and control
4 FIR filter banks, 120 configurable taps
Digital input/output: data-ready alarm indicator, optional external sample clock up to 3.2 kHz
Single-supply operation: 3.0 V to 3.6 V
1500 g shock (operating), 10000 g shock (survival)

GENERAL DESCRIPTION

The KT-EX9-1 device is a complete inertial system that includes a triaxis gyroscope, a triaxis accelerometer. Each inertial sensor in the KT-EX9-1 combines industry-leading technology with signal conditioning that optimizes dynamic performance. The factory calibration characterizes each sensor for sensitivity, bias, alignment, and linear acceleration (gyroscope bias). As a result, each sensor has its own dynamic compensation formulas that provide accurate sensor measurements. The inertial sensors are packaged in a vacuum ceramic shell. These measures greatly improve the product's noise acoustic resistance.

The KT-EX9-1 provides a simple, cost-effective method for integrating accurate, multiaxis inertial sensing into industrial systems, especially when compared with the complexity and investment associated with discrete designs. All necessary motion testing and calibration are part of the production process at the factory, greatly reducing system integration time. The KT-EX9-1 is packaged in a module that is approximately 47 mm \times 44 mm \times 14 mm and includes a standard connector interface.

APPLICATIONS

Platform stabilization and control
Navigation
Personnel tracking
Instrumentation
Robotics

FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

TABLE OF CONTENTS

FEATURES	1
GENERAL DESCRIPTION	1
APPLICATIONS	1
FUNCTIONAL BLOCK DIAGRAM	2
REVISION HISTORY	5
SPECIFICATIONS	6
TIMING SPECIFICATIONS	8
TIMING DIAGRAMS	9
ABSOLUTE MAXIMUM RATINGS	10
THERMAL RESISTANCE	10
ESD CAUTION	10
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS	11
TYPICAL PERFORMANCE CHARACTERISTICS	12
BIAS VARIATION OVER TEMPERATURE	12
BIAS VARIATION OVER LONGTIME	13
ALLAN VARIANCE	13
SCALE ERROR OVER TEMPERATURE	14
THEORY OF OPERATION	15
REGISTER STRUCTURE	15
SPI COMMUNICATION	17
DEVICE CONFIGURATION	17
FLASH MEMORY	17
READING SENSOR DATA	17
USER REGISTERS	19
OUTPUT DATA REGISTERS	21
INERTIAL SENSOR DATA FORMAT	21
ROTATION RATE (GYROSCOPE)	21
ACCELERATION	22
DELTA ANGLES	22
DELTA VELOCITY	23
INTERNAL TEMPERATURE	23
PRODUCT IDENTIFICATION	24
DIGITAL SIGNAL PROCESSING	24
GYROSCOPES/ACCELEROMETERS	24
AVERAGING/DECIMATION FILTER	24
FIR FILTER BANKS	25
FILTER MEMORY ORGANIZATION	25
DEFAULT FILTER PERFORMANCE	26
SYSTEM CONTROLS	27
GENERAL-PURPOSE INPUT/OUTPUT	27
DATA-READY INDICATOR	27
INPUT SYNC/CLOCK CONTROL	27
APPLICATIONS INFORMATION	28
MOUNTING BEST PRACTICES	28

POWER SUPPLY CONSIDERATIONS	29
X-RAY SENSITIVITY	30
ACOUSTIC NOISE SENSITIVITY	30
OUTLINE DIMENSIONS	31

REVISION HISTORY

04/2024—Revision A: Initial Version

SPECIFICATIONS

$T_c = 25^\circ\text{C}$, $VDD = 3.3 \text{ V}$, angular rate = $0^\circ/\text{sec}$, dynamic range = $\pm 450^\circ/\text{sec}$, $\pm 1 \text{ g}$, unless otherwise noted.

Table 1. Specifications

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
GYROSCOPES					
Dynamic Range		± 450	± 480		$^\circ/\text{sec}$
Sensitivity	x_GYRO_OUT and x_GYRO_LOW (32-bit)	2621440			LSB/ $^\circ/\text{sec}$
Repeatability ¹	$-45^\circ\text{C} \leq T_c \leq +85^\circ\text{C}$			0.01	%
Sensitivity Temperature Coefficient	$-45^\circ\text{C} \leq T_c \leq +85^\circ\text{C}$, 1σ		± 10		ppm/ $^\circ\text{C}$
Misalignment	Axis to axis		± 0.05		Degrees
	Axis to frame (package)		± 0.05		Degrees
Nonlinearity	Best fit straight line, FS = $450^\circ/\text{sec}$		0.02		% of FS
Bias Repeatability ^{1,2}	$-45^\circ\text{C} \leq T_c \leq +85^\circ\text{C}$, 1σ		1		$^\circ/\text{h}$
In-Run Bias Stability	1σ , Allan		0.3		$^\circ/\text{h}$
Angular Random Walk	1σ		0.15		$^\circ/\sqrt{\text{h}}$
Bias Temperature Coefficient	$-45^\circ\text{C} \leq T_c \leq +85^\circ\text{C}$, 1σ		± 0.15		$^\circ/\text{h}/^\circ\text{C}$
Linear Acceleration Effect on Bias	Any axis, 1σ		1		$^\circ/\text{h}/g$
Output Noise	No filtering		0.05		$^\circ/\text{sec rms}$
Rate Noise Density	$f = 10 \text{ Hz to } 40 \text{ Hz}$, no filtering		0.002		$^\circ/\text{sec}/\sqrt{\text{Hz rms}}$
3 dB Bandwidth			250		Hz
Sensor Resonant Frequency			12		kHz
ACCELEROMETERS					
Dynamic Range	Up to ± 40 (customized)	± 20			g
Sensitivity	x_ACCL_OUT and x_ACCL_LOW (32-bit)	65536000			LSB /g
Repeatability ¹	$-45^\circ\text{C} \leq T_c \leq +85^\circ\text{C}$			± 0.02	%
Sensitivity Temperature Coefficient	$-45^\circ\text{C} \leq T_c \leq +85^\circ\text{C}$, 1σ		± 5		ppm/ $^\circ\text{C}$
Misalignment	Axis to axis		± 0.05		Degrees
	Axis to frame (package)		± 0.05		Degrees
Nonlinearity	Best fit straight line, $\pm 20 \text{ g}$		0.05		% of FS
Bias Repeatability ^{1,2,3}	$-45^\circ\text{C} \leq T_c \leq +85^\circ\text{C}$, 1σ		5		mg
In-Run Bias Stability	1σ		10		ug
Velocity Random Walk	1σ		0.05		$\text{m/sec}/\sqrt{\text{hr}}$
Bias Temperature Coefficient	$-45^\circ\text{C} \leq T_c \leq +85^\circ\text{C}$		± 0.025		$\text{mg}/^\circ\text{C}$
Output Noise	No filtering		1		mg rms
Noise Density	$f = 10 \text{ Hz to } 40 \text{ Hz}$, no filtering		40		$\text{ug}/\sqrt{\text{Hz rms}}$
3 dB Bandwidth			250		Hz
Sensor Resonant Frequency			2.5		kHz
TEMPERATURE SENSOR					
Scale Factor	Output = 0x0000 at 25°C ($\pm 5^\circ\text{C}$)		0.0125		$^\circ\text{C}/\text{LSB}$
LOGIC INPUTS⁶					
Input High Voltage, V_{IH}			2.0		V

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Input Low Voltage, V_{IL}			0.8		V
Logic 1 Input Current, I_{IH}	$V_{IH} = 3.3$ V		10		μ A
Logic 0 Input Current, I_{IL}	$V_{IL} = 0$ V				
All Pins Except RST and CS			10		μ A
RST and CS Pins ⁷		0.33			mA
Input Capacitance, C_{IN}		10			pF
DIGITAL OUTPUTS					
Output High Voltage, V_{OH}	$I_{SOURCE} = 0.5$ mA	2.4			V
Output Low Voltage, V_{OL}	$I_{SINK} = 2.0$ mA		0.4		V
FLASH MEMORY	Endurance ⁸	100,000			Cycles
Data Retention ⁹	$T_J = 85^\circ$ C	20			Years
FUNCTIONAL TIMES ¹⁰	Time until data is available				
Power-On Start-Up Time		1000			ms
Reset Recovery Time ¹¹		500			ms
Flash Memory					
Update Time		375			ms
Test Time		50			ms
CONVERSION RATE		3.2			kSPS
Initial Clock Accuracy		0.01			%
Temperature Coefficient		20			ppm/ $^\circ$ C
Sync Input Clock		0.7 ¹²	2.4		kHz
POWER SUPPLY, VDD	Operating voltage range	3.0	3.6		V
Power Supply Current ¹³	Normal mode, $VDD = 3.3$ V, $\mu \pm \sigma$		300		mA

¹ The repeatability specifications represent analytical projections based on the following drift contributions and conditions: temperature hysteresis (-45° C to $+85^\circ$ C), electronics drift (high temperature operating life test: $+110^\circ$ C, 500 hours), drift from temperature cycling, rate random walk and broadband noise.

² Bias repeatability describes a long-term behavior over a variety of conditions. Short-term repeatability relates to the in-run bias stability and noise density specifications.

³ X-ray exposure can degrade this performance metric.

⁴ The relative error assumes that the initial error, at 25° C, is corrected in the end application.

⁵ Specification assumes a full scale (FS) of 1000 mbar.

⁶ The digital input/output signals use a 3.3 V system.

⁷ RST and CS pins are connected to the VDD pin through 10 k Ω pull-up resistors.

⁸ Measured at -45° C, $+25^\circ$ C, $+85^\circ$ C.

⁹ Data retention lifetime decreases with T_J .

¹⁰ These times do not include thermal settling and internal filter response times, which may affect overall accuracy.

¹¹ The RST line must be in a low state for at least 10 μ s to assure a proper reset initiation and recovery.

¹² Device functions at clock rates below 0.7 kHz, but at reduced performance levels.

¹³ Supply current transients can reach 800 mA(200us) during initial start up or reset recovery.

TIMING SPECIFICATIONS

TC = 25°C, VDD = 3.3 V, unless otherwise noted.

Table 2. Timing Specifications

Parameter	Description	Normal Mode			Unit
		Min¹	Typ	Max¹	
f _{SCLK}	Serial clock	4		16	MHz
t _{STALL} ²	Stall period between data	2			μs
t _{CLS}	Serial clock low period	31			ns
t _{CHS}	Serial clock high period	31			ns
t _{CS}	Chip select to clock edge	32			ns
t _{DAV}	DOUT valid after SCLK edge			10	ns
t _{DSU}	DIN setup time before SCLK rising edge	2			ns
t _{DHD}	DIN hold time after SCLK rising edge	2			ns
t _{DR, DF}	DOUT rise/fall times, ≤100 pF loading		3	8	ns
t _{DSOE}	CS assertion to data out active	0		11	ns
t _{HD}	SCLK edge to data out invalid	0			ns
t _{SFS}	Last SCLK edge to CS deassertion	32			ns
t _{DSHI}	CS deassertion to data out high impedance	0		9	ns
t ₁	Input sync pulse width	5			μs
t ₂	Input sync to data invalid		490		μs
t ₃	Input sync period	417			μs

¹ Guaranteed by design and characterization, but not tested in production.

² See Table 3 for exceptions to the stall time rating.

Table 3. Register Specific Stall Times

Register	Function	Minimum Stall Time (ms)
FNCTIO_CTRL	Configure DIOx functions	500
FLTR_BNK0	Enable/select FIR filter banks	500
FLTR_BNK1	Enable/select FIR filter banks	500
DEC_RATA	Configure the number of frequency divisions	500

TIMING DIAGRAMS




Figure 2. SPI Timing and Sequence




Figure 3. Stall Time and Data Rate




Figure 4. Input Clock Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 4. Absolute Maximum Ratings

Parameter	Rating
Acceleration	
Any Axis, Unpowered	10000 g
Any Axis, Powered	1500 g
VDD to GND	-0.3 V to +3.6 V
Digital Input Voltage to GND	-0.3 V to VDD + 0.2 V
Digital Output Voltage to GND	-0.3 V to VDD + 0.2 V
Operating Temperature Range	
KT-EX9-1	-45°C to +85°C
Storage Temperature Range ¹	-55°C to +105°C
Barometric Pressure	2 bar

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment.

Pay careful attention to PCB thermal design.

θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

θ_{JC} is the junction to case thermal resistance.

The KT-EX9-1 is a multichip module, which includes many active components. The values in Table 5 identify the thermal response of the hottest component inside of the KT-EX9-1, with respect to the overall power dissipation of the module. This approach enables a simple method for predicting the temperature of the hottest junction, based on either ambient or case temperature.

Table 5. Package Characteristics

Package Type	θ_{JA}	θ_{JC}	Device Weight
24-Lead Module	22.8°C/W	10.1°C/W	48±2 g

ESD CAUTION




ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

KT-EX9-1

DNC	DNC	DNC	DNC	DNC	DNC	GND	NO PIN	VDD	RST	CS	DOUT	DIO4
24	22	20	18	16	14	12	10	8	6	4	2	
□	□	□	□	□	□	□	□	□	□	□	□	
□	□	□	□	□	□	□	□	□	□	□	□	
23	21	19	17	15	13	11	9	7	5	3	1	
DNC	DNC	DNC	DNC	NO PIN	GND	VDD	DIO2	DIO1	DIN	SCLK	DIO3	



Note

¹THIS REPRESENTATION DISPLAYS THE TOP VIEW PINOUT FOR THE MATING SOCKET CONNECTOR.

² THE ACTUAL CONNECTOR PINS ARE NOT VISIBLE FROM THE TOP VIEW.

³MATING CONNECTOR: SAMTEC CLM-112-02 OR EQUIVALENT.

⁴DNC = DO NOT CONNECT TO THESE PINS.

Figure 5. Mating Connector Pin Assignments

Figure 6. Axial Orientation (Topside Facing Up)




Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Type	Description
1	DIO3	Input/output	Configurable Digital Input/Output.
2	DIO4	Input/output	Configurable Digital Input/Output.
3	SCLK	Input	SPI Serial Clock.
4	DOUT	Output	SPI Data Output. Clocks output on SCLK falling edge.
5	DIN	Input	SPI Data Input. Clocks input on SCLK rising edge.
6	CS	Input	SPI Chip Select.
7	DIO1	Input/output	Configurable Digital Input/Output.
8	RST	Input	Reset. Float if not used.
9	DIO2	Input/output	Configurable Digital Input/Output.
10, 11	VDD	Supply	Power Supply.
13, 14	GND	Supply	Power Ground.
16 to 24	DNC	Not applicable	Do Not Connect. Do not connect to these pins.
12, 15	DNC	Not applicable	Do Not Connect. Do not connect to these pins.

TYPICAL PERFORMANCE CHARACTERISTICS

BIAS VARIATION OVER TEMPERATURE




Figure 7. X-axis gyroscope bias variation over Temperature




Figure 10. X-axis accelerometer bias variation over Temperature




Figure 8. Y-axis gyroscope bias variation over Temperature




Figure 11. Y-axis accelerometer bias variation over Temperature




Figure 9. Z-axis gyroscope bias variation over Temperature




Figure 12. Z-axis accelerometer bias variation over Temperature

BIAS VARIATION OVER LONGTIME




Figure 13. 3-axis Gyroscope bias variation over long time




Figure 14. 3-axis Accelerometer bias variation over long time

ALLAN VARIANCE




Figure 15. X-axis Gyroscope Allan Variance




Figure 18. X-axis Accelerometer Allan Variance




Figure 16. Y-axis Gyroscope Allan Variance




Figure 19. Y-axis Accelerometer Allan Variance




Figure 17. Z-axis Gyroscope Allan Variance




Figure 20. Z-axis Accelerometer Allan Variance

SCALE ERROR OVER TEMPERATURE




Figure 21. 3-axis Gyroscope Scale Error Over Temperature




Figure 22. 3-axis Accelerometer Scale Error Over Temperature

THEORY OF OPERATION

The KT-EX9-1 is an autonomous sensor system that starts when it has a valid power supply. After running through its initialization process, it begins sampling, processing, and loading calibrated sensor data into the output registers, which are accessible using the SPI port. The SPI port typically connects to a compatible port on an ARM, using the connections as shown in Figure 23. The four SPI signals facilitate synchronous, serial data communication. Connect the reset line (RST) to VDD or do not connect it to anything for normal operation. The factory default configuration provides users with a data ready signal on the DIO2 pin, which pulses high when new data is available in the output data registers.




Figure 23. Electrical Connection Diagram

Table 7. Generic Master Processor Pin Names and Functions

Mnemonic	Function
SS	Slave select
IRQ	Interrupt request
MOSI	Master output, slave input
MISO	Master input, slave output
SCLK	Serial clock

Embedded processors typically use control registers to configure their serial ports for communicating with SPI slave devices, such as the KT-EX9-1. Table 8 provides a list of settings describing the SPI protocol of the KT-EX9-1. The initialization routine of the master processor typically establishes these settings using firmware commands to write them into its serial control registers.

Table 8. Generic Master Processor SPI Settings

Processor Setting	Description
Master	The KT-EX9-1 operates as a slave
SCLK ≤ 16 MHz	Maximum serial clock rate
SPI Mode 3	CPOL = 1 (polarity), and CPHA = 1 (phase)
MSB-First Mode	Bit sequence
16-Bit Mode	Shift register/data length

REGISTER STRUCTURE

The register structure and SPI port provide a bridge between the sensor processing system and an external, master processor. It contains both output data and control registers. The output data registers include the latest sensor data, a real-time clock, error flags, alarm flags, and identification data. The control registers include sample rate, filtering, input/output, alarms, calibration, and diagnostic configuration options. All communication between the KT-EX9-1 and an external processor involves either reading or writing to one of the user registers.





Figure 24. Basic Operation

The register structure uses a paged addressing scheme that is composed of 13 pages, with each page containing 64 register locations. Each register is 16 bits wide, with each byte having its own unique address within the memory map of that page. The SPI port has access to one page at a time, using the bit sequence shown in Figure 25. Select the page to activate for SPI access by writing its code to the PAGE_ID register. Read the PAGE_ID register to determine which page is currently active. Table 9 displays the PAGE_ID contents for each page, together

with their basic functions. The PAGE_ID register is located at Address 0x00 on every page.

**NOTES**

1. DOUT BITS ARE PRODUCED ONLY WHEN THE PREVIOUS 16-BIT DIN SEQUENCE STARTS WITH R/W = 0.
2. WHEN CS IS HIGH, DOUT IS IN A THREE-STATE, HIGH IMPEDANCE MODE, WHICH ALLOWS MULTIFUNCTIONAL USE OF THE LINE FOR OTHER DEVICES.

Figure 25. SPI Communication Bit Sequence

Table 9. User Register Page Assignments

Page	PAGE_ID	Function
0	0x00	Output data, clock, identification
3	0x03	Control: sample rate, filtering, input/output, alarms
4	0x04	Serial number
5~12	0x05~0x0C	Filter

SPI COMMUNICATION

If the previous command was a read request, the SPI port supports full duplex communication, which enables external processors to write to DIN while reading DOUT (see Figure 25). Figure 25 provides a guideline for the bit coding on both DIN and DOUT.

DEVICE CONFIGURATION

The SPI provides write access to the control registers, one byte at a time, using the bit assignments shown in Figure 25. Each register has 16 bits, where Bits[7:0] represent the lower address (listed in Table 10) and Bits[15:8] represent the upper address. Write to the lower byte of a register first, followed by a write to its upper byte (the only register that changes with a single write to its lower byte is the PAGE_ID register).

For a write command, the first bit in the DIN sequence is set to 1. Address Bits[A6:A0] represent the target address, and Data Command Bits[DC7:DC0] represent the data being written to the location. Figure 26 provides an example of writing 0x03 to Address 0x00 (PAGE_ID [7:0]) using DIN = 0x8003. This write command activates the control page for SPI access.




Figure 26. SPI Sequence for Activating the Control Page

FLASH MEMORY

For a flash memory update, ensure that the power supply is within specification for the entire processing time (see Table 1).

READING SENSOR DATA

The KT-EX9-1 automatically starts up and activates Page 0 for data register access. Write 0x00 to the PAGE_ID register (DIN = 0x8000) to activate Page 0 for data access after accessing any other page.

A single register read requires two 16-bit SPI cycles. The first cycle requests the contents of a register using the bit assignments in Figure 25, and then the register contents follow DOUT during the second sequence.

The first bit in a DIN command is zero, followed by either the upper or lower address for the register. The last eight bits are don't care, but the SPI requires the full set of 16 SCLKs to receive the request.

Figure 27 includes two register reads in succession, which starts with DIN = 0x1A00, to request the contents of the Z_GYRO_OUT register, and follows with 0x1800, to request the contents of the Z_GYRO_LOW register.




Figure 27. SPI Read Example

Figure 28 provides an example of the four SPI signals when

reading PROD_ID in a repeating pattern. This is an effective pattern to use for troubleshooting the SPI interface setup and communications because the contents of PROD_ID are predefined and stable.




Figure 28. SPI Read Example, Second 16-Bit Sequence

USER REGISTERS

Table 10. User Register Memory Map (N/A = Not Applicable)

Name	R/W ¹	Flash	PAGE_ID	Address	Default	Register Description	Format
PAGE_ID	R/W	No	0x00	0x00	0x00	Page identifier	N/A
TEMP_OUT	R	No	0x00	0x0E	N/A	Output, temperature	Table 39
X_GYRO_LOW	R	No	0x00	0x10	N/A	Output, x-axis gyroscope, low word	Table 15
X_GYRO_OUT	R	No	0x00	0x12	N/A	Output, x-axis gyroscope, high word	Table 11
Y_GYRO_LOW	R	No	0x00	0x14	N/A	Output, y-axis gyroscope, low word	Table 16
Y_GYRO_OUT	R	No	0x00	0x16	N/A	Output, y-axis gyroscope, high word	Table 12
Z_GYRO_LOW	R	No	0x00	0x18	N/A	Output, z-axis gyroscope, low word	Table 17
Z_GYRO_OUT	R	No	0x00	0x1A	N/A	Output, z-axis gyroscope, high word	Table 13
X_ACCL_LOW	R	No	0x00	0x1C	N/A	Output, x-axis accelerometer, low word	Table 22
X_ACCL_OUT	R	No	0x00	0x1E	N/A	Output, x-axis accelerometer, high word	Table 18
Y_ACCL_LOW	R	No	0x00	0x20	N/A	Output, y-axis accelerometer, low word	Table 23
Y_ACCL_OUT	R	No	0x00	0x22	N/A	Output, y-axis accelerometer, high word	Table 19
Z_ACCL_LOW	R	No	0x00	0x24	N/A	Output, z-axis accelerometer, low word	Table 24
Z_ACCL_OUT	R	No	0x00	0x26	N/A	Output, z-axis accelerometer, high word	Table 20
X_DELTANG_LOW	R	No	0x00	0x40	N/A	Output, x-axis delta angle, low word	Table 29
X_DELTANG_OUT	R	No	0x00	0x42	N/A	Output, x-axis delta angle, high word	Table 25
Y_DELTANG_LOW	R	No	0x00	0x44	N/A	Output, y-axis delta angle, low word	Table 30
Y_DELTANG_OUT	R	No	0x00	0x46	N/A	Output, y-axis delta angle, high word	Table 26
Z_DELTANG_LOW	R	No	0x00	0x48	N/A	Output, z-axis delta angle, low word	Table 31
Z_DELTANG_OUT	R	No	0x00	0x4A	N/A	Output, z-axis delta angle, high word	Table 27
X_DELTVEL_LOW	R	No	0x00	0x4C	N/A	Output, x-axis delta velocity, low word	Table 36
X_DELTVEL_OUT	R	No	0x00	0x4E	N/A	Output, x-axis delta velocity, high word	Table 32
Y_DELTVEL_LOW	R	No	0x00	0x50	N/A	Output, y-axis delta velocity, low word	Table 37
Y_DELTVEL_OUT	R	No	0x00	0x52	N/A	Output, y-axis delta velocity, high word	Table 33
Z_DELTVEL_LOW	R	No	0x00	0x54	N/A	Output, z-axis delta velocity, low word	Table 38
Z_DELTVEL_OUT	R	No	0x00	0x56	N/A	Output, z-axis delta velocity, high word	Table 34
PROD_ID	R	Yes	0x00	0x7E	0x406F	Output, product identification (16,495)	Table 41
PAGE_ID	R/W	No	0x03	0x00	0x0000	Page identifier	N/A
FNCTIO_CTRL	R/W	Yes	0x03	0x06	0x000D	Control, input/output pins, functional definitions	Table 50
DEC_RATE	R/W	Yes	0x03	0x0C	0x0000	Control, output sample rate decimation	Table 42
FILTR_BNK_0	R/W	Yes	0x03	0x16	0x0000	Filter selection	Table 43
FILTR_BNK_1	R/W	Yes	0x03	0x18	0x0000	Filter selection	Table 44
PAGE_ID	R/W	No	0x05	0x00	0x0000	Page identifier	N/A
FIR_COEF_Axxx	R/W	Yes	0x05	0x02 to 0x7E	N/A	FIR Filter Bank A, Coefficient 0 through Coefficient 59	Table 45
PAGE_ID	R/W	No	0x06	0x00	0x0000	Page identifier	N/A
FIR_COEF_Axxx	R/W	Yes	0x06	0x02 to 0x7E	N/A	FIR Filter Bank A, Coefficient 60 through Coefficient 119	Table 45
PAGE_ID	R/W	No	0x07	0x00	0x0000	Page identifier	N/A

Name	R/W ¹	Flash	PAGE_ID	Address	Default	Register Description	Format
FIR_COEF_Bxxx	R/W	Yes	0x07	0x02 to 0x7E	N/A	FIR Filter Bank B, Coefficient 0 through Coefficient 59	Table 46
PAGE_ID	R/W	No	0x08	0x00	0x0000	Page identifier	N/A
FIR_COEF_Bxxx	R/W	Yes	0x08	0x02 to 0x7E	N/A	FIR Filter Bank B, Coefficient 60 through Coefficient 119	Table 46
PAGE_ID	R/W	No	0x09	0x00	0x0000	Page identifier	N/A
FIR_COEF_Cxxx	R/W	Yes	0x09	0x02 to 0x7E	N/A	FIR Filter Bank C, Coefficient 0 through Coefficient 59	Table 47
PAGE_ID	R/W	No	0x0A	0x00	0x0000	Page identifier	N/A
FIR_COEF_Cxxx	R/W	Yes	0x0A	0x02 to 0x7E	N/A	FIR Filter Bank C, Coefficient 60 through Coefficient 119	Table 47
PAGE_ID	R/W	No	0x0B	0x00	0x0000	Page identifier	N/A
FIR_COEF_Dxxx	R/W	Yes	0x0B	0x02 to 0x7E	N/A	FIR Filter Bank D, Coefficient 0 through Coefficient 59	Table 48
PAGE_ID	R/W	No	0x0C	0x00	0x0000	Page identifier	N/A
FIR_COEF_Dxxx	R/W	Yes	0x0C	002 to 0x7E	N/A	FIR Filter Bank D, Coefficient 60 through Coefficient 119	Table 48

¹ R is read only, W is write only, R/W is read and write, and N/A means not applicable.

OUTPUT DATA REGISTERS

After the KT-EX9-1 completes its start-up process, the PAGE_ID register contains 0x0000, which sets Page 0 as the active page for SPI access. Page 0 contains the output data, real-time clock, status, and product identification registers.

INERTIAL SENSOR DATA FORMAT

The gyroscope, accelerometer, delta angle, delta velocity, and barometer output data registers use a 32-bit, twos complement format. Each output uses two registers to support this resolution. Figure 18 provides an example of how each register contributes to each inertial measurement. In this case, X_GYRO_OUT is the most significant word (upper 16 bits), and X_GYRO_LOW is the least significant word (lower 16 bits). In many cases, using the most significant word registers alone provides sufficient resolution for preserving key performance metrics.




Figure 29. Gyroscope Output Format Example, DEC_RATE > 0

The arrows in Figure 30 represent the direction of the motion, which produces a positive output response in the output register of each sensor. The accelerometers respond to both dynamic and static forces associated with acceleration, including gravity. When lying perfectly flat, as shown in Figure 19, the z-axis accelerometer output is 1 g, and the x and y accelerometers are 0 g.

ROTATION RATE (GYROSCOPE)

The registers that use the x_GYRO_OUT format are the primary registers for the gyroscope measurements (see Table 11, Table 12, Table 13). When processing data from these registers, use a 16-bit, twos complement data format. Table 14 provides x_GYRO_OUT digital coding examples.

Table 11. X_GYRO_OUT (Page 0, Base Address = 0x12)

Bits	Description
[15:0]	X-axis gyroscope data; twos complement, $\pm 450^\circ/\text{sec}$ range, 0°/sec = 0x0000, 1 LSB = 0.02°/sec

Table 12. Y_GYRO_OUT (Page 0, Base Address = 0x16)

Bits	Description
[15:0]	Y-axis gyroscope data; twos complement, $\pm 450^\circ/\text{sec}$ range, 0°/sec = 0x0000, 1 LSB = 0.02°/sec

Table 13. Z_GYRO_OUT (Page 0, Base Address = 0x1A)

Bits	Description
[15:0]	Z-axis gyroscope data; twos complement, $\pm 450^\circ/\text{sec}$ range, 0°/sec = 0x0000, 1 LSB = 0.02°/sec

Table 14.x_GYRO_OUT Data Format Examples

Rotation Rate	Decimal	Hex	Binary
+450°/sec	+22,500	0x57E4	0101 0111 1110 0100
+0.04/sec	+2	0x0002	0000 0000 0000 0010
+0.02/sec	+1	0x0001	0000 0000 0000 0001
0°/sec	0	0x0000	0000 0000 0000 0000
-0.02/sec	-1	0xFFFF	1111 1111 1111 1111
-0.04/sec	-2	0xFFFE	1111 1111 1111 1110
-450°/sec	-22,500	0xA81C	1010 1000 0001 1100

The registers that use the x_GYRO_LOW naming format provide additional resolution for the gyroscope measurements (see Table 15, Table 16, Table 17). The MSB has a weight of 0.01°/sec, and each subsequent bit has ½ the weight of the previous one.

Table 15. X_GYRO_LOW (Page 0, Base Address = 0x10)

Bits	Description
[15:0]	X-axis gyroscope data; additional resolution bits

Table 16. Y_GYRO_LOW (Page 0, Base Address = 0x14)

Bits	Description
[15:0]	Y-axis gyroscope data; additional resolution bits

Table 17. Z_GYRO_LOW (Page 0, Base Address = 0x18)

Bits	Description
[15:0]	Z-axis gyroscope data; additional resolution bits




Figure 30. Inertial Sensor Direction Reference Diagram

ACCELERATION

The registers that use the x_ACCL_OUT format are the primary registers for the accelerometer measurements (see Table 18,Table 19,Table 20). When processing data from these registers, use a 16-bit, twos complement data format. Table 21 provides x_ACCL_OUT digital coding examples.

Table 18. X_ACCL_OUT (Page 0, Base Address = 0x1E)

Bits	Description
[15:0]	X-axis accelerometer data; twos complement, ±18 g range, 0 g = 0x0000, 1 LSB = 0.8 mg

Table 19. Y_ACCL_OUT (Page 0, Base Address = 0x22)

Bits	Description
[15:0]	Y-axis accelerometer data; twos complement, ±18 g range, 0 g = 0x0000, 1 LSB = 0.8 mg

Table 20. Z_ACCL_OUT (Page 0, Base Address = 0x26)

Bits	Description
[15:0]	Z-axis accelerometer data; twos complement, ±18 g range, 0 g = 0x0000, 1 LSB = 0.8 mg

Table 21. x_ACCL_OUT Data Format Examples

Acceleration	Decimal	Hex	Binary
+18 g	+22,500	0x57E4	0101 0111 1110 0100
+1.6 mg	+2	0x0002	0000 0000 0000 0010
+0.8 mg	+1	0x0001	0000 0000 0000 0001
0 mg	0	0x0000	0000 0000 0000 0000
-0.8 mg	-1	0xFFFF	1111 1111 1111 1111
-1.6 mg	-2	0xFFFE	1111 1111 1111 1110
-18 g	-22,500	0xA81C	1010 1000 0001 1100

The registers that use the x_ACCL_LOW naming format provide additional resolution for the accelerometer measurements (see Table 22,Table 23,Table 24). The MSB has a weight of 0.4 mg, and each subsequent bit has ½ the weight of the previous one.

Table 22. X_ACCL_LOW (Page 0, Base Address = 0x1C)

Bits	Description
[15:0]	X-axis accelerometer data; additional resolution bits

Table 23. Y_ACCL_LOW (Page 0, Base Address = 0x20)

Bits	Description
[15:0]	Y-axis accelerometer data; additional resolution bits

Table 24. Z_ACCL_LOW (Page 0, Base Address = 0x24)

Bits	Description
[15:0]	Z-axis accelerometer data; additional resolution bits

DELTA ANGLES

The x_DELTANG_OUT registers are the primary output registers for the delta angle calculations. When processing data from these registers, use a 16-bit, twos complement data format (see Table 25,Table 26,Table 27). Table 28

provides x_DELTANG_OUT digital coding examples.

The delta angle outputs represent an integration of the gyro- scope measurements and use the following formula for all three axes (x-axis displayed):

$$\Delta\theta_{x,nD} = \frac{1}{2f_s} \times \sum_{d=0}^{D-1} (\omega_{x,nD+d} + \omega_{x,nD+d-1})$$

where :

D is the decimation rate = DEC_RATE + 1.

f_s is the sample rate.

d is the incremental variable in the summation formula.

ω_x is the x-axis rate of rotation (gyroscope).

n is the sample time, prior to the decimation filter.

When using the internal sample clock, f_s is equal to 2460 SPS. When using the external clock option, f_s is equal to the frequency of the external clock, which is limited to a minimum of 2 kHz, to prevent overflow in the x_DELTANG_xxx registers at high rotation rates.

See Table 42 and Figure 31 for more information on the DEC_RATE register (decimation filter).

The x_DELTANG_LOW registers (see Table 29,Table 30,Table 31) provide additional resolution bits for the delta angle and combine with the x_DELTANG_OUT registers to provide a 32-bit, twos complement number. The MSB in the x_DELTANG_LOW registers have a weight of ~0.011° (720°/216), and each subsequent bit carries a weight of ½ of the previous one.

Table 25. X_DELTANG_OUT (Page 0, Base Address = 0x42)

Bits	Description
[15:0]	X-axis delta angle data; twos complement, ±720° range, 0° = 0x0000, 1 LSB = 720°/215 = ~0.022°

Table 26. Y_DELTANG_OUT (Page 0, Base Address = 0x46)

Bits	Description
[15:0]	Y-axis delta angle data; twos complement, ±720° range, 0° = 0x0000, 1 LSB = 720°/215 = ~0.022°

Table 27. Z_DELTANG_OUT (Page 0, Base Address = 0x4A)

Bits	Description
[15:0]	Z-axis delta angle data; twos complement, ±720° range, 0° = 0x0000, 1 LSB = 720°/215 = ~0.022°

Table 28. x_DELTANG_OUT Data Format Examples

Angle (°)	Decimal	Hex	Binary
+720 × (215 - 1)/215	+32,767	0x7FFF	0111 1111 1110 1111
+1440/215	+2	0x0002	0000 0000 0000 0010
+720/215	+1	0x0001	0000 0000 0000 0001

0	0	0x0000	0000 0000 0000 0000
-720/215	-1	0xFFFF	1111 1111 1111 1111
-1440/215	-2	0xFFFE	1111 1111 1111 1110
-720	-32,768	0x8000	1000 0000 0000 0000

Table 29. X_DELTANG_LOW (Page 0, Base Address = 0x40)

Bits	Description
[15:0]	X-axis delta angle data; additional resolution bits

Table 30. Y_DELTANG_LOW (Page 0, Base Address = 0x44)

Bits	Description
[15:0]	Y-axis delta angle data; additional resolution bits

Table 31. Z_DELTANG_LOW (Page 0, Base Address = 0x48)

Bits	Description
[15:0]	Z-axis delta angle data; additional resolution bits

DELTA VELOCITY

The registers that use the x_DELTVEL_OUT format are the primary registers for the delta velocity calculations. When processing data from these registers, use a 16-bit, twos complement data format (see Table 32, Table 33, Table 34). Table 35 provides x_DELTVEL_OUT digital coding examples.

The delta velocity outputs represent an integration of the accelerometer measurements and use the following formula for all three axes (x-axis displayed):

$$\Delta V_{x,nD} = \frac{1}{2f_s} \times \sum_{d=0}^{D-1} (a_{x,nD+d} + a_{x,nD+d-1})$$

where:

D is the decimation rate = DEC_RATE + 1.

f_s is the sample rate.

d is the incremental variable in the summation formula.

a_x is the x-axis linear acceleration.

n is the sample time, prior to the decimation filter.

When using the internal sample clock, f_s is equal to 2460 SPS. When using the external clock option, f_s is equal to the frequency of the external clock, which is limited to a minimum of 2 kHz, to prevent overflow in the x_DELTVEL_xxx registers at high rotation rates. See Table 42 and Figure 31 for more information on the DEC_RATE register (decimation filter).

Table 32. X_DELTVEL_OUT (Page 0, Base Address = 0x4E)

Bits	Description
[15:0]	X-axis delta velocity data; twos complement, ±200 m/sec range, 0 m/sec = 0x0000 1 LSB = 200 m/sec ÷ 215 = ~6.104 mm/sec

Table 33. Y_DELTVEL_OUT (Page 0, Base Address = 0x52)

Bits	Description
[15:0]	Y-axis delta velocity data; twos complement, ±200 m/sec range, 0 m/sec = 0x0000 1 LSB = 200 m/sec ÷ 215 = ~6.104 mm/sec

Table 34. Z_DELTVEL_OUT (Page 0, Base Address = 0x56)

Bits	Description
[15:0]	Z-axis delta velocity data; twos complement, ±200 m/sec range, 0 m/sec = 0x0000 1 LSB = 200 m/sec ÷ 215 = ~6.104 mm/sec

Table 35. x_DELTVEL_OUT, Data Format Examples

Velocity (m/sec)	Decimal	Hex	Binary
+200 × (215 - 1)/215	+32,767	0x7FFF	0111 1111 1111 1111
+400/215	+2	0x0002	0000 0000 0000 0010
+200/215	+1	0x0001	0000 0000 0000 0001
0	0	0x0000	0000 0000 0000 0000
-200/215	-1	0xFFFF	1111 1111 1111 1111
-400/215	-2	0xFFFE	1111 1111 1111 1110
-200	-32,768	0x8000	1000 0000 0000 0000

The x_DELTVEL_LOW registers (see Table 36, Table 37, Table 38) provide additional resolution bits for the delta velocity and combine with the x_DELTVEL_OUT registers to provide a 32-bit, twos complement number. The MSB in the x_DELTVEL_LOW registers have a weight of ~3.052 mm/sec (200 m/sec ÷ 216), and each subsequent bit carries a weight of ½ of the previous one.

Table 36. X_DELTVEL_LOW (Page 0, Base Address = 0x4C)

Bits	Description
[15:0]	X-axis delta velocity data; additional resolution bits

Table 37. Y_DELTVEL_LOW (Page 0, Base Address = 0x50)

Bits	Description
[15:0]	Y-axis delta velocity data; additional resolution bits

Table 38. Z_DELTVEL_LOW (Page 0, Base Address = 0x54)

Bits	Description
[15:0]	Z-axis delta velocity data; additional resolution bits

INTERNAL TEMPERATURE

The TEMP_OUT register provides an internal temperature measurement for observing relative temperature changes inside the KT-EX9-1 (see Table 39). Table 40 provides TEMP_OUT digital coding examples. Note that this temperature reflects a higher temperature than that of ambient temperature, due to self heating.

Table 39. TEMP_OUT (Page 0, Base Address = 0x0E)

Bits	Description
[15:0]	Temperature data; twos complement, 0.00565°C per LSB, 25°C = 0x0000

Table 40. TEMP_OUT Data Format Examples

Temperature (°C)	Decimal	Hex	Binary
+85	+10,619	0x297B	0010 1001 0111 1011
+25 + 0.0113	+2	0x0002	0000 0000 0000 0010
+25 + 0.00565	+1	0x0001	0000 0000 0000 0001
+25	0	0x0000	0000 0000 0000 0000
+25 - 0.00565	-1	0xFFFF	1111 1111 1111 1111
+25 - 0.0113	-2	0xFFFE	1111 1111 1111 1110

SPS (3200 ÷ 25).

Table 42. DEC_RATE (Page 3, Base Address = 0x0C)

Bits	Description (Default = 0x0000)
[15:0]	Decimation rate, binary format, see Figure 31 for impact on sample rate

PRODUCT IDENTIFICATION

The PROD_ID register (see Table 41) contains the binary equivalent of the device number (16,495 = 0x406F).

Table 41. PROD_ID (Page 0, Base Address = 0x7E)

Bits	Description (Default = 0x406F)
[15:0]	Product identification = 0x406F

DIGITAL SIGNAL PROCESSING

GYROSCOPES/ACCELEROMETERS

Figure 31 provides a signal flow diagram for all of the components and settings that influence the frequency response for the accelerometers and gyroscopes. The sample rate for each accelerometer and gyroscope is 3.2 kHz. Each sensor has its own averaging/decimation filter stage. When using the external clock option (FNCTIO_CTRL[7:4], see Table 50), the input clock drives a sample rate of 3.2 kSPS.

AVERAGING/DECIMATION FILTER

The DEC_RATE register (see Table 42) provides user control for the final filter stage (see Figure 31), which averages and decimates the accelerometers, gyroscopes, delta angle, and delta velocity data. The output sample rate is equal to $3200 / (\text{DEC_RATE} + 1)$.

When using the external clock option (FNCTIO_CTRL[7:4], see Table 50), replace the 3200 number in this relationship with the input clock frequency. For example, turn to Page 3 (DIN = 0x8003), and set DEC_RATE = 0x18 (DIN = 0x8C18, then DIN = 0x8D00) to reduce the output sample rate to 128




Figure 31. Sampling and Frequency Response Signal Flow

FIR FILTER BANKS

The KT-EX9-1 provides four configurable, 120-tap FIR filter banks. Each coefficient is 16 bits wide and occupies its own register location for each page. When designing a FIR filter for these banks, use a sample rate of 3.2 kHz and scale the coefficients so that their sum equals 32,768. For filter designs that have less than 120 taps, load the coefficients into the lower portion of the filter and start with Coefficient 1. To prevent adding phase delay to the response, ensure that all unused taps are equal to zero. The FILTR_BNK_x registers provide three bits per sensor, which configure the filter bank (A, B, C, D) and turn filtering on and off. For example, turn to Page 3 (DIN = 0x8003), then write 0x0057 to FILTR_BNK_0 (DIN = 0x9657, DIN = 0x9700) to set the x-axis gyroscope to use the FIR filter in Bank D, to set the y-axis gyroscope to use the FIR filter in Bank B, and to enable these FIR filters in both x- and y-axis gyroscopes. Note that the filter settings update after writing to the upper byte; therefore, always configure the lower byte first. In cases that require configuration to only the lower byte of either FILTR_BNK_0 or FILTR_BNK_1, complete the process by writing 0x00 to the upper byte.

Table 43. FILTR_BNK_0 (Page 3, Base Address = 0x16)

Bits	Description (Default = 0x0000)
15	Don't care
14	Y-axis accelerometer filter enable (1 = enabled)
[13:12]	Y-axis accelerometer filter bank selection: 00 = Bank A, 01 = Bank B, 10 = Bank C, 11 = Bank D
11	X-axis accelerometer filter enable (1 = enabled)
[10:9]	X-axis accelerometer filter bank selection: 00 = Bank A, 01 = Bank B, 10 = Bank C, 11 = Bank D

Table 44. FILTR_BNK_1 (Page 3, Base Address = 0x18)

Bits	Description (Default = 0x0000)
[15:12]	Don't care
11	Z-axis magnetometer filter enable (1 = enabled)
[10:9]	Z-axis magnetometer filter bank selection: 00 = Bank A, 01 = Bank B, 10 = Bank C, 11 = Bank D
8	Y-axis magnetometer filter enable (1 = enabled)
[7:6]	Y-axis magnetometer filter bank selection: 00 = Bank A, 01 = Bank B, 10 = Bank C, 11 = Bank D
5	X-axis magnetometer filter enable (1 = enabled)
[4:3]	X-axis magnetometer filter bank selection: 00 = Bank A, 01 = Bank B, 10 = Bank C, 11 = Bank D
2	Z-axis accelerometer filter enable (1 = enabled)
[1:0]	Z-axis accelerometer filter bank selection: 00 = Bank A, 01 = Bank B, 10 = Bank C, 11 = Bank D

FILTER MEMORY ORGANIZATION

Each filter bank uses two pages of the user register structure. See Table 45, Table 46, Table 47 and Table 48 for the register addresses in each filter bank.

Table 45. Filter Bank A Memory Map

Page	PAGE_ID	Address	Register
5	0x05	0x00	PAGE_ID
5	0x05	0x02 to 0x07	Not used
5	0x05	0x08	FIR_COEF_A000
5	0x05	0x0A	FIR_COEF_A001

5	0x05	0x0C to 0x7C	FIR_COEF_A002 to FIR_COEF_A058
5	0x05	0x7E	FIR_COEF_A059
6	0x06	0x00	PAGE_ID
6	0x06	0x02 to 0x07	Not used
6	0x06	0x08	FIR_COEF_A060
6	0x06	0x0A	FIR_COEF_A061
6	0x06	0x0C to 0x7C	FIR_COEF_A062 to FIR_COEF_A118
6	0x06	0x7E	FIR_COEF_D119

Table 46. Filter Bank B Memory Map

Page	PAGE_ID	Address	Register
7	0x07	0x00	PAGE_ID
7	0x07	0x02 to 0x07	Not used
7	0x07	0x08	FIR_COEF_B000
7	0x07	0x0A	FIR_COEF_B001
7	0x07	0x0C to 0x7C	FIR_COEF_B002 to FIR_COEF_B058
7	0x07	0x7E	FIR_COEF_B059
8	0x08	0x00	PAGE_ID
8	0x08	0x02 to 0x07	Not used
8	0x08	0x08	FIR_COEF_B060
8	0x08	0x0A	FIR_COEF_B061
8	0x08	0x0C to 0x7C	FIR_COEF_B062 to FIR_COEF_B118
8	0x08	0x7E	FIR_COEF_B119

Table 47. Filter Bank C Memory Map

Page	PAGE_ID	Address	Register
9	0x09	0x00	PAGE_ID
9	0x09	0x02 to 0x07	Not used
9	0x09	0x08	FIR_COEF_C000
9	0x09	0x0A	FIR_COEF_C001
9	0x09	0x0C to 0x7C	FIR_COEF_C002 to FIR_COEF_C058
9	0x09	0x7E	FIR_COEF_C059
10	0x0A	0x00	PAGE_ID
10	0x0A	0x02 to 0x07	Not used
10	0x0A	0x08	FIR_COEF_C060
10	0x0A	0x0A	FIR_COEF_C061
10	0x0A	0x0C to 0x7C	FIR_COEF_C062 to FIR_COEF_C118
10	0x0A	0x7E	FIR_COEF_C119

Table 48. Filter Bank D Memory Map

Page	PAGE_ID	Address	Register

11	0x0B	0x00	PAGE_ID
11	0x0B	0x02 to 0x07	Not used
11	0x0B	0x08	FIR_COEF_D000
11	0x0B	0x0A	FIR_COEF_D001
11	0x0B	0x0C to 0x7C	FIR_COEF_D002 to FIR_COEF_D058
11	0x0B	0x7E	FIR_COEF_D059
12	0x0C	0x00	PAGE_ID
12	0x0C	0x02 to 0x07	Not used
12	0x0C	0x08	FIR_COEF_D060
12	0x0C	0x0A	FIR_COEF_D061
12	0x0C	0x0C to 0x7C	FIR_COEF_D062 to FIR_COEF_D118
12	0x0C	0x7E	FIR_COEF_D119

DEFAULT FILTER PERFORMANCE

The FIR filter banks have factory-programmed filter designs. They are all low-pass filters that have unity dc gain. Table 49 provides a summary of each filter design, and Figure 32 shows the frequency response characteristics. The phase delay is equal to $\frac{1}{2}$ of the total number of taps.

Table 49. FIR Filter Descriptions, Default Configuration

FIR Filter Bank	Taps	-3 dB Frequency (Hz)
A	120	300
B	120	100
C	32	300
D	32	100




Figure 32. FIR Filter Frequency Response Curves

SYSTEM CONTROLS

GENERAL-PURPOSE

INPUT/OUTPUT

There are four general-purpose input/output pins: DIO1, DIO2, DIO3, and DIO4. The FNCTIO_CTRL register controls the basic function of each input/output pin, which provides a number of useful functions. Each input/output pin only supports one function at a time. In cases where a single pin has two different assignments, the enable bit for the lower priority function automatically resets to zero and is disabled. The priority is (1) data ready, (2) sync clock input, (3) alarm indicator, and (4) general purpose, where 1 identifies the highest priority and 4 indicates the lowest priority.

for the data ready function: turn to Page 3 (DIN = 0x8003) and set FNCTIO_CTRL[7:0] = 0xFD (DIN = 0x86FD, then DIN = 0x8700). Note that this command also disables the internal sampling clock, and no data sampling occurs without the input clock signal. When selecting a clock input frequency, consider the 250 Hz sensor bandwidth because undersampling the sensors can degrade noise and stability performance.

Table 50. FNCTIO_CTRL (Page 3, Base Address = 0x06)

Bits	Description (Default = 0x000D)
[15:8]	Not used
7	Sync clock input enable: 1 = enabled, 0 = disabled
6	Sync clock input polarity: 1 = rising edge, 0 = falling edge
[5:4]	Sync clock input line selection: 00 = DIO1, 01 = DIO2, 10 = DIO3, 11 = DIO4
3	Data-ready enable: 1 = enabled, 0 = disabled
2	Data ready polarity: 1 = positive, 0 = negative
[1:0]	Data ready line selection: 00 = DIO1, 01 = DIO2, 10 = DIO3, 11 = DIO4

DATA-READY INDICATOR

FNCTIO_CTRL[3:0] provide some configuration options for using one of the DIOx lines as a data ready indicator signal, which can drive the interrupt control line of a processor. The factory default assigns DIO2 as a positive polarity, data ready signal. Use the following sequence to change this assignment to DIO1 with a negative polarity: turn to Page 3 (DIN = 0x8003) and set FNCTIO_CTRL[3:0] = 1000 (DIN = 0x8608, then DIN = 0x8700). The timing jitter on the data ready signal is $\pm 1.4 \mu s$.

INPUT SYNC/CLOCK CONTROL

FNCTIO_CTRL[7:4] provide some configuration options for using one of the DIOx lines as an input synchronization signal for sampling inertial sensor data. For example, use the following sequence to establish DIO4 as a positive polarity, input clock pin and keep the factory default setting

APPLICATIONS INFORMATION

MOUNTING BEST PRACTICES




Figure 33. Mounting Example

For best performance, follow these simple rules when installing the KT-EX9-1 into a system:

- 1) Eliminate opportunity for translational force (x- and y-axis direction, per figure 6) application on the electrical connector.
- 2) Isolate mounting force to the four corners, on the portion of the package surface that surrounds the mounting holes.
- 3) Use uniform mounting forces on all four corners. The suggested torque setting is 40 inch-ounces (0.285 N-m).

These three rules help prevent irregular force profiles, which can warp the package and introduce bias errors in the sensors. Figure 33 provides an example that leverages washers to set the package off the mounting surface and uses 2.85 mm pass-through holes and backside washers/nuts for attachment. Figure 34 and Figure 35 provide some details for mounting hole and connector




Figure 34. Suggested PCB Layout Pattern, Connector Down




Figure 35. Suggested Layout and Mechanical Design When Using for the Mating Connector

POWER SUPPLY CONSIDERATIONS

The KT-EX9-1 has approximately 30 μF of capacitance across the VDD and GND pins. Whereas this capacitor bank provides a large amount of localized filtering, it also presents an opportunity for excessive charging current when the VDD voltage ramps quickly.

Test with a 3.3V DC regulated power supply, and under 3000mA current limiting, Figure 36 offers the spikes current in power on process, Figure 37 provides more detail on the input voltage and current behavior during the whole power on process. According the two figures, in the power on process, the max spikes current is 2000mA, 200us, and the power on time is about 10ms. To ensure a reliable power on process, we recommend a guaranteed power supply capacity of at least 500mA.




Figure 36. Transient Current Demand, Start Up




Figure 37. Transient Current Demand, Peak Demand

X-RAY SENSITIVITY

Exposure to high dose rate X-rays, such as those in production systems that inspect solder joints in electronic assemblies, can affect accelerometer bias errors. For optimal performance, avoid exposing the KT-EX9-1 to this type of inspection.

ACOUSTIC NOISE SENSITIVITY

An inertial sensor can be placed in a chamber with a loud speaker to see whether the performance of the sensor is affected by the acoustic environment that might be encountered in a missile, helicopter, or other such mission. The shape of the chamber could be such that the sound from the loud speaker is focused onto the test article.

The product adopts a technical solution of internal shock absorption design in a closed chamber, and the inertial sensors are packaged in a vacuum ceramic tube shell. These measures greatly improve the product's noise resistance performance. After an acoustic noise test with a total sound pressure of 150dB, frequency from 50Hz to 10000Hz, it has been proven that the product is immune to the acoustic noise.

OUTLINE DIMENSIONS




Figure 38. 24-Lead Module with Connector Interface Dimensions shown in millimeters